

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/711,532	09/24/2004		Bhupendra SHARMA	TI-38242	5531	
23494	7590	02/14/2006		EXAMINER		
TEXAS IN	STRUM	ENTS INCORPOR	TRA, ANH QUAN			
P O BOX 655474, M/S 3999			ART UNIT	PAPER NUMBER		
DALLAS, TX 75265			2816			

DATE MAILED: 02/14/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
Office Auto O	10/711,532	SHARMA ET AL.					
Office Action Summary	Examiner	Art Unit					
	Quan Tra	2816					
The MAILING DATE of this communicatio Period for Reply	n appears on the cover sheet w	ith the correspondence address					
A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICATI  - Extensions of time may be available under the provisions of 37 C after SIX (6) MONTHS from the mailing date of this communicati  - If the period for reply specified above is less than thirty (30) days, If NO period for reply is specified above, the maximum statutory i  - Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a con. a reply within the statutory minimum of this period will apply and will expire SIX (6) MOI statute, cause the application to become A	reply be timely filed  ty (30) days will be considered timely.  NTHS from the mailing date of this communication.  BANDONED (35 U.S.C.§ 133).					
Status							
1) Responsive to communication(s) filed on	1/5/06.						
	This action is non-final.						
Disposition of Claims							
4) ☐ Claim(s) 1-11 is/are pending in the application 4a) Of the above claim(s) is/are with 5) ☐ Claim(s) 6-10 is/are allowed.  6) ☐ Claim(s) 1-5 and 11 is/are rejected.  7) ☐ Claim(s) is/are objected to.  8) ☐ Claim(s) are subject to restriction and subject to restriction a	hdrawn from consideration.						
Application Papers							
9) The specification is objected to by the Exa  10) The drawing(s) filed on is/are: a)  Applicant may not request that any objection to Replacement drawing sheet(s) including the control of the oath or declaration is objected to by the	accepted or b) objected to othe drawing(s) be held in abeya orrection is required if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).					
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for fo a) All b) Some * c) None of:  1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the application from the International B * See the attached detailed Office action for a	ments have been received. ments have been received in A priority documents have beer ureau (PCT Rule 17.2(a)).	Application No  received in this National Stage					
Attachment(s)							
<ol> <li>Notice of References Cited (PTO-892)</li> <li>Notice of Draftsperson's Patent Drawing Review (PTO-94: 3)</li> <li>Information Disclosure Statement(s) (PTO-1449 or PTO/S Paper No(s)/Mail Date</li> </ol>	B) Paper No(	Summary (PTO-413) s)/Mail Date nformal Patent Application (PTO-152) 					

### **DETAILED ACTION**

This office action is in response to the amendment filed 01/05/06. A new ground of rejection is introduced.

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-3 and 11 are rejected under 35 U.S.C. 102(b) as being anticipated by Horiguchi et al. (USP 5275393).

As to claim 1, Horigushi et al.'s figure 10 shows a bias generation circuit (101) generating a bias current for a circuit portion (the remain elements in figure 10) containing a plurality of transistors of a low voltage specifications the circuit portion operating using a first supply voltage (Vcc), wherein the first supply voltage is greater than the low voltage specification, the bias generation circuit comprising: a primary current block (2) genemting a primary bias current using a second supply voltage (V2), wherein the second supply voltage is less than the first supply voltage (figures 4 and 5); a backup current block (1) generating a backup bias current using the first supply voltage (Vcc) (see figure 4); and a mulliplexor (3) selects one of the primo bias current and the backup bias current as the bias current.

As to claim 2, figure 10 shows that the multiplexor selects the backup bias current as the bias current when the second supply voltage is not present (when V2 is lower than V1).

As to claim 3, figure 2 shows that the multiplexor performs the selecting according to a select signal (output of 4) connected to a node, wherein the primary current block comprises a first current source (it is inherent that voltage generating circuit has current source) and the backup current block comprises a second current source, wherein the first current source and the second current source drive the node.

Claim 11 recites similar limitations of claim 1. Therefore, it is rejected for the same reasons.

# Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Horiguchi et al. (USP 5275393) in view of Yamauchi (USP 5982162) (previously cited).

Horiguchi et al.'s figure 10 shows all limitations of the claim except for the detail of circuit 1. Yamauchi's figure 3 shows a voltage step down circuit that generates a constant voltage independent of external power supply. Therefore, it would have been obvious to one having ordinary skill in the art to use Yamauchi's voltage step down circuit to generate Horiguchi et al.'s V1 for the purpose of improving the circuit performance. Thus, the modified Horiguchi et al.'s figure 10 further shows that the second current source comprises: a resistor (Yamauchi's 25) connected between the first supply voltage and a first node; a first NMOS

Art Unit: 2816

transistor (Yamauchi's 29); and a second NMOS transistor (Yamauchi's 31); wherein the drain terminal of the first NMOS transistor is connected to its gate and the first node; the drain terminal of the second NMOS transistor is connected to the node; the gate terminal of the second NMOS transistor is connected to the gate of the first NMOS transistor, and the source of the second NMOS transistor is connected to the source of the first NMOS transistor.

3. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Horiguchi et al. (USP 5275393) in view of Yamauchi (USP 5982162) and Wang (USP 5939933).

The modified Horiguchi et al.'s figure 10 shows all limitations of the claim, except for the detail of Yamauchi's current source. However, Wang's figure 4 shows a current source circuit (all elements except for circuit 22) that generates precision current. Therefore, it would have been obvious to one having ordinary skill in the art to use Wang's current source for Yamauchi's current source for the purpose of generating precision current source. Thus, the modified Horiguchi et al.'s figure 1 shows that the backup current source further comprises current mirror circuit.

#### Allowable Subject Matter

4. Claims 6-10 are allowed.

Claims 6-10 are be allowable because the prior art fails to teach or suggest a device having processor, DAC, filter and line driver, wherein the line driver comprises the current selecting circuit as claimed.

Application/Control Number: 10/711,532

Art Unit: 2816

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quan Tra whose telephone number is 571-272-1755. The examiner can normally be reached on 8:00 A.M.-5:00 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

QUAN TRA
PRIMARY EXAMINER
ART UNIT 2816

Page 5

February 6, 2006